# Design Verification Engineer

> Weekday AI · Bengaluru, India · Full-time · Posted 2026-07-21

**Salary:** INR 3,000,000–4,000,000

**Workplace:** on_site

**Department:** Weekday's Client via platform

## Description

𝗧𝗵𝗶𝘀 𝗿𝗼𝗹𝗲 𝗶𝘀 𝗳𝗼𝗿 𝗼𝗻𝗲 𝗼𝗳 𝘁𝗵𝗲 𝗪𝗲𝗲𝗸𝗱𝗮𝘆'𝘀 𝗰𝗹𝗶𝗲𝗻𝘁𝘀

𝗦𝗮𝗹𝗮𝗿𝘆 𝗿𝗮𝗻𝗴𝗲: 𝗥𝘀 𝟯𝟬𝟬𝟬𝟬𝟬𝟬 - 𝗥𝘀 𝟰𝟬𝟬𝟬𝟬𝟬𝟬 (𝗶𝗲 𝗜𝗡𝗥 𝟯𝟬-𝟰𝟬 𝗟𝗣𝗔)

Experience: 6+ yrs

Location: Bengaluru

Job Type: Full-time

We are seeking an experienced **SoC Verification Engineer** to join a high-performing VLSI engineering team responsible for verifying complex System-on-Chip (SoC) designs. This role is ideal for professionals with strong expertise in SoC verification methodologies, SystemVerilog, UVM, and processor-based verification who are passionate about delivering high-quality silicon.

As a SoC Verification Engineer, you will play a key role in planning, developing, and executing comprehensive verification strategies for complex SoC and subsystem designs. Working closely with Design, IP, and Physical Design teams, you will build scalable verification environments, debug functional issues, and drive verification closure to ensure robust, high-performance silicon implementations.

## Requirements

### Key Responsibilities

-   Develop and execute comprehensive SoC and subsystem verification plans aligned with project requirements.
-   Build, enhance, and maintain reusable UVM-based verification environments and testbench components.
-   Perform functional verification of complex SoC designs using SystemVerilog, UVM, and industry-standard verification methodologies.
-   Verify IP integration and ensure seamless interaction between multiple SoC components.
-   Debug simulation failures, perform root cause analysis, and collaborate with design teams to resolve issues efficiently.
-   Verify AMBA-based interfaces including AXI, AHB, and APB protocols.
-   Drive functional and code coverage closure while ensuring verification quality and completeness.
-   Develop and utilize SystemVerilog Assertions (SVA) to improve verification effectiveness.
-   Collaborate with Design, Physical Design, and cross-functional engineering teams throughout the verification lifecycle.
-   Support verification sign-off by ensuring all quality, performance, and coverage goals are successfully achieved.

### What Makes You a Great Fit

-   6+ years of experience in SoC or Subsystem Verification within VLSI design environments.
-   Strong hands-on expertise in **SystemVerilog** and **Universal Verification Methodology (UVM)**.
-   Proven experience building reusable UVM verification environments and SoC-level testbenches.
-   Solid understanding of processor-based SoC verification, preferably with ARM-based architectures.
-   Strong knowledge of **AMBA protocols**, including **AXI, AHB, and APB**.
-   Experience using industry-standard simulators such as **VCS, Questa, or Xcelium** for verification and debugging.
-   Expertise in functional coverage, code coverage, and verification closure methodologies.
-   Hands-on experience with SystemVerilog Assertions (SVA) and advanced debugging techniques.
-   Exposure to low-power verification (UPF/CPF), emulation, FPGA validation, or scripting with Python, Shell, or Perl is an added advantage.
-   Excellent analytical, debugging, communication, and collaboration skills with a strong commitment to delivering first-pass silicon quality.

## Apply

[Apply at Weekday AI](https://apply.workable.com/weekday-1/j/CB217D22CD/apply)

---
Powered by [Workable](https://www.workable.com)